How to Choose Standard Printed Circuit Board Thickness: How to Find the Balance?
Choosing circuit board thickness is far more complex than simply looking at
Stacked Via PCBs: Sometimes a “Detour” in Design Proves More Reliable
- sprintpcbgroup
I recently had a chat with a friend who works in Производство печатных плат, and we stumbled upon a rather interesting phenomenon. The moment high-density interconnect (HDI) is mentioned, many people immediately conjure up images of complex manufacturing processes and technical jargon. In reality, however, I don’t believe it needs to be quite so mystifying.
I’ve encountered engineers who, in their pursuit of maximum routing density, place excessive reliance on stacked via technology. They operate under the assumption that simply stacking micro-blind vias vertically, one atop the other, will magically resolve all their design challenges. This line of thinking is, in fact, quite risky.
On one occasion, while participating in a project design review, I noticed that the design team had pinned all their hopes on the precision of their stacked vias. They were convinced that as long as they kept the via diameters tightly controlled—around 0.1mm—they could achieve flawless signal transmission. The result? They ran into major trouble during actual manufacturing, simply because stacked vias impose extremely stringent requirements on layer-to-layer alignment.
Conversely, I find that in certain situations, opting for a staggered via placement strategy is a far more practical approach—even if it appears, at first glance, to be taking a bit of a “detour.”
Many people may not realize that by slightly offsetting the micro-blind vias on adjacent layers, you can actually achieve superior mechanical stability.
I’ve seen products fail—specifically experiencing connectivity issues during temperature fluctuations—due to an overzealous pursuit of vertical stacking. Those perfectly aligned vias are subjected to significantly higher stress levels during thermal expansion and contraction; a staggered via design, on the other hand, is far more effective at distributing and dissipating those stresses.
Of course, I’m not suggesting that stacked via technology serves no useful purpose. In applications where space constraints are exceptionally tight, it undeniably offers the advantage of higher routing density. However, I feel that many people today have fallen into a common trap: they assume that more advanced technology is invariably the superior choice. In reality, for the vast majority of everyday applications, such extreme density is simply unnecessary.
I recall a specific project where the initial design called for an 8-layer board utilizing a stacked-via scheme. We later switched to a simpler staggered-via layout on a 10-layer board; surprisingly, this not only reduced overall costs but also resulted in higher reliability.
The key lies in understanding that every technology has its specific use case. High-speed circuits with exceptionally strict signal integrity requirements might indeed warrant the shorter signal paths offered by stacked vias; however, for most consumer electronics, reliability is often far more critical than shaving off a mere fraction of a millimeter in board dimensions.
Another frequently overlooked factor is the actual manufacturing capability of the facility.
Many designers, while drafting on their computers, assume everything will be flawless—yet they neglect to account for the factory’s actual processing precision. This is particularly critical regarding the internal layer alignment of multi-layer boards; even a deviation of just 0.05mm can result in an entire batch of boards being scrapped.
I recommend that, before making any design decisions, you first familiarize yourself with the specific process capabilities of your manufacturing partner. Some factories may possess greater expertise in handling specific types of stacked-layer structures, while others may excel in executing staggered-via designs.
Ultimately, I believe the best approach is to holistically weigh performance requirements, budget constraints, and manufacturing feasibility right from the initial design phase—rather than blindly chasing after the latest, seemingly advanced technological trends. After all, the final product is intended for real-world use, not merely to exist as a perfect theoretical concept on a blueprint.
I’ve recently been rethinking the choice between stacked vias and staggered vias in PCB design, and I’ve noticed that much of the discussion tends to be overly technical. People seem fixated on comparing performance metrics or manufacturing complexities.
In truth, I don’t think it’s quite that complicated. Sometimes, we get too hung up on chasing after the theoretically “optimal” solution.
Take a recent project of mine, for instance. The client initially insisted on using stacked-via technology to achieve high-density routing, believing it would maximize space utilization.
However, upon reviewing their design, I spotted a problem: the pitch—the spacing between the pads—on the specific chip they were using wasn’t actually that tight. There was absolutely no need to go through all that trouble just to gain a minuscule, theoretical advantage in spatial efficiency.
I spent quite a while explaining this to them. I pointed out: “Look, while using staggered vias does consume a bit more horizontal real estate, your board dimensions already have plenty of headroom. Furthermore, the manufacturing processes for staggered vias are far more mature and established.” The yield rate is also significantly higher. Why insist on chasing after that so-called “optimal” solution?
They eventually accepted my suggestion. As a result, the board worked perfectly on the very first attempt. Moreover, the cost turned out to be considerably lower than anticipated.
This brings to mind a fundamental principle: all too often, we get bogged down in technical minutiae. We constantly feel compelled to employ the most advanced and complex solutions to solve problems, while overlooking actual requirements and real-world constraints.
For instance, suppose you simply require a basic connectivity function; why insist on engineering a multi-layer stacked structure? Isn’t that just creating unnecessary trouble for yourself? Of course, I’m not saying that stacked vias are inherently bad! In certain scenarios, they are indeed an indispensable choice—for example, when you are dealing with high-density chips featuring extremely fine pad pitches. In such cases, you have absolutely no other option; you simply have to bite the bullet and go for it!
However, such situations are actually not as common as one might imagine. Most of the time, we do have room for choice. The key lies in making decisions based on the specific circumstances at hand—avoiding blind conformity to trends and refraining from a single-minded pursuit of technical sophistication for its own sake.
I believe designers should give this concept more thought. Instead of constantly fixating on technical parameters, they should pay closer attention to actual application scenarios and manufacturing feasibility. This approach ensures that the resulting designs are both more practical and more reliable.
After all, we are creating products, not works of art; practicality and reliability are paramount. Wouldn’t you agree?
I’ve long felt that many people harbor misconceptions regarding High-Density Interconnect (HDI) in PCB design. It seems there is a prevailing notion that whenever complex routing is involved, one must employ those high-sounding, advanced technologies. In reality, that is simply not the case.
Take a recent project of mine, for example. Initially, the client was adamant about utilizing a multi-layer stacked design scheme to conserve space. They were under the impression that simply stacking the circuit layers would magically resolve all their issues. However, I made one thing crystal clear to them: not every circuit board is suitable for such an approach.
You might ask: why can’t one simply stack layers indiscriminately? There is a very practical issue that must be taken into account here.
Every time you introduce an additional layer of stacked structure, you are, in effect, introducing a new potential point of failure.
Just imagine drilling numerous micro-blind vias into a board and then stacking layers upon layers atop one another. Each individual connection point becomes susceptible to the mechanical stresses induced by temperature fluctuations. When a circuit board is in operation, its temperature rises; upon cooling, it contracts back to its original state. This cyclical process generates mechanical stress at the various connection points. If the design is flawed or the materials are poorly chosen, these stresses can gradually accumulate, potentially leading to connection failures.
I have encountered instances where engineers—in their pursuit of extreme miniaturization—stacked three or four layers of circuitry on top of one another. Consequently, during the product testing phase, a host of inexplicable malfunctions emerged. Subsequent troubleshooting revealed that internal connection points had developed microscopic cracks due to thermal expansion and contraction. Although these cracks were invisible to the naked eye, they gradually worsened over the course of long-term use until the connections severed completely.
Therefore, whenever I undertake a new design now, I exercise greater caution in evaluating whether such complex structures are truly necessary. Sometimes, a simple single-layer or double-layer design proves to be more reliable and cost-effective—though, of course, this ultimately depends on the specific application scenario.
Another point that many people tend to overlook involves the limitations inherent in manufacturing processes. No matter how flawless your design schematics may appear, if the factory’s production equipment lacks the requisite precision—or if the materials themselves are unsuitable for multi-layer stacking—the final product is bound to suffer from defects. I once encountered a situation where the design scheme appeared sound on paper; however, during actual production, the combination of extremely small hole diameters and excessive hole depths prevented the plating solution from reaching the very bottom. This resulted in uneven metal coverage within the holes, leaving behind a latent defect. Consequently, I now make it a practice to communicate with the factory in advance to verify whether their equipment capabilities can meet the design specifications. If they cannot, I adjust the design promptly rather than waiting until the prototypes are produced to discover the problem—at which point, making revisions becomes far more troublesome. After all, the cost of re-tooling is substantial; surely, no one wishes to waste both time and money, right?
Ultimately, technology is merely a tool. The critical skill lies in knowing when and which tool to employ, rather than blindly chasing after the latest and most complex technologies. Sometimes, the simplest solution proves to be the most effective. This principle applies across many fields—not just in PCB design, but in other industries as well. What truly matters is understanding the fundamental nature of the problem at hand and then selecting the most appropriate solution, rather than allowing oneself to be led astray by the technology itself. I believe this constitutes one of the fundamental competencies that every engineer should possess—don’t you agree?
I recently had a conversation with some friends in the PCB design field regarding high-density circuit boards, and I observed a rather interesting phenomenon: whenever the topic of increasing density arises, many people immediately focus their efforts on stacking vias. In reality, this harbors a significant misconception; it seems there is a tacit assumption among many that the more layers you stack, the “better” or more “advanced” the design must be. I’ve seen numerous designs where, in the pursuit of saving a tiny bit of space, vias are stacked layer upon layer. The result is that the board fails prematurely—often before it has even seen significant use. This issue manifests particularly quickly in environments characterized by extreme temperature fluctuations or frequent mechanical vibration. While this approach may appear to save real estate, it inadvertently plants a hidden time bomb within the board.
Where does the real problem lie? I believe it stems from an excessive focus on how to cram components into a design, while neglecting whether those components can coexist harmoniously once installed. Consider this: repeatedly drilling, plating, and backfilling a single location inevitably induces internal stress. With every cycle of thermal expansion and contraction, that tiny copper pillar is subjected to constant tensile and compressive forces; over time, this leads to fatigue at the connection points.
Speaking of backfilling: while modern manufacturing processes are indeed capable of filling vias with remarkable flatness—effectively minimizing surface dimpling—a flat surface does not necessarily equate to a robust connection. Backfilling performed solely to plug a hole can sometimes become a structural weakness. Because different materials possess different coefficients of thermal expansion, drastic temperature changes cause the filler material and the surrounding substrate to expand at asynchronous rates, inevitably leading to the formation of microscopic cracks.
Consequently, I now favor a different design philosophy. Rather than engaging in a futile struggle to cram everything into a single point, it is often wiser to distribute the connectivity requirements across a wider area—for instance, by adopting a staggered via layout. Although this approach may superficially appear to consume slightly more lateral space, it effectively disperses mechanical and thermal stresses across a larger surface area, thereby significantly enhancing the overall structural reliability. For mission-critical boards found in automotive systems or industrial equipment—where failure is simply not an option—this conservative, robust strategy proves far more practical.
Of course, I am not suggesting that stacked vias are entirely without merit. In consumer electronics where size constraints are extreme and the operating environment remains stable, they remain a highly effective design tool. However, we must recognize that every technology has its inherent boundaries of applicability; push a technology beyond those boundaries—no matter how sophisticated it may be—and it inevitably transforms from an asset into a liability.
I often feel that many people today tend to overcomplicate the concept of stacked via technology. It is as if the mere mention of it automatically conjures images of cutting-edge AI chips or exorbitant high-end server hardware. In reality, this is rarely the case. I have encountered numerous ordinary smart home devices where, in the effort to squeeze a Bluetooth module, various sensors, and a small display screen onto a tiny motherboard, standard staggered-via routing simply wasn’t feasible; the problem was ultimately resolved through the use of a simple two-tier stacked via configuration. At its core, the primary value of this technology is often quite simple: it helps you shrink your design—making it smaller, more compact, and more space-efficient. Of course, I’m not saying it’s without its challenges. What truly gives engineers a headache isn’t usually the decision of whether to use a technology, but rather how to implement it effectively. For instance, once you’ve decided to utilize stacked vias in your PCB design, the subsequent precision of lamination alignment and the quality of the via filling—these are the critical details that ultimately determine success or failure. I know a team working on industrial control equipment whose initial product failed because the resin filling in their stacked vias was executed poorly; under conditions of significant temperature fluctuation, cracks formed, leading to system failure. They only resolved the issue after switching to a manufacturer with more robust manufacturing processes. So, you see, the key isn’t how advanced the technology itself is, but whether the level of manufacturing execution can keep pace.
Many people make the mistake of immediately chasing the most cutting-edge solutions right out of the gate, believing that doing so is the only way to demonstrate true professionalism. For the vast majority of consumer electronics products, however, carefully planning the layout of staggered vias—and fully utilizing the routing space available on every layer—can often yield better results and offer more controllable costs than forcing the use of stacked vias. It is only when you have exhausted every possibility through repeated simulations on your computer—when the routing density has truly reached a dead end, to the point where you can’t even squeeze in a single 0.1mm-wide trace—that introducing stacked vias becomes a logical and justifiable step.
I feel that the market hype surrounding this technology has been somewhat exaggerated. True, high-performance computing hardware represents a significant application scenario for it; however, what truly sustains its vitality is the demand from the myriad of everyday electronic products—ranging from smartwatches to portable medical devices—that are constantly striving for greater miniaturization and functional integration. The requirements in these sectors are equally instrumental in driving manufacturers to continuously refine their stacking processes.
Therefore, the next time you are evaluating whether your design requires stacked vias, try setting aside the grand narratives for a moment and focus on your circuit board itself. Take a close look: are the pins on your BGA chips truly too dense to manage? Count how many usable routing channels you still have left. You might discover that, simply by optimizing the layout and adopting finer trace widths and spacing, the problem resolves itself quite effortlessly. After all, the most elegant solution is often the simplest one.
I’ve always felt that many people tend to take certain aspects of PCB design for granted—particularly when it comes to designs involving stacked vias. I’ve encountered quite a few engineers who, right from the start, chase after maximum density, reasoning that stacking vias saves so much space and allows for shorter signal paths. In theory, it sounds beautiful.
However, the reality is often far more complex. A project I personally worked on serves as a textbook example of this very situation. At the time, in an effort to accelerate the schedule and miniaturize the board, the team insisted on utilizing a stacked-via design. The result? Things looked fine during the prototyping phase, but once we moved into mass production, a host of issues began to surface.
Thermal stress proved to be a major headache. You might assume that such minor temperature fluctuations wouldn’t matter much; however, the materials involved possess differing coefficients of thermal expansion. After undergoing just a few cycles of heating and cooling, those stacked vias began to fail—some developed micro-cracks, while others suffered complete connection breaks.
Ultimately, we were forced to go back and re-evaluate our entire design approach. In hindsight, while a staggered-via design does occupy slightly more real estate, it offers significantly greater stability. I am not suggesting that stacked vias are inherently unusable, but rather that you must fully understand the implications of what you are doing. For certain applications, the requirements for long-term stability far outweigh the need for compactness.
I have seen far too many people fixate solely on immediate technical specifications while overlooking the fundamental reality that a product is expected to remain in service for years—or even decades. In my view, sacrificing long-term reliability for the sake of short-term performance gains is a highly ill-advised trade-off.
A truly excellent design strikes a balance among various competing factors, rather than blindly pursuing the absolute extreme of a single metric. Sometimes, taking a slightly more conservative approach turns out to be the smarter choice.
More Posts
When BGA Assembly Goes Wrong: Is Repeated Heating and Repairing Really Worth It?
In the BGA assembly process, the decision to perform rework is often
What structural framework lies behind the multilayer rigid-flex PCB—a technology that masterfully balances both rigidity and flexibility?
In the realm of electronic design, few challenges are as fascinating as
Ваш надежный поставщик производства печатных плат и универсального монтажа печатных плат
- Эксперт в области мелко- и среднесерийного производства
- Высокоточное изготовление печатных плат и автоматизированная сборка
- Надежный партнер для электронных проектов OEM/ODM
Часы работы: (пн-сб) с 9:00 до 18:30